Official PYQ · 2017Set 2 · Q43Sequential CircuitsNAT2 marks

GATE EC 2017 Set 2 Q43 — Sequential Circuits

The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input 'In' and an output 'Out'. The initial state of the FSM is $S_0$ .

If the input sequence is $10101101001101$ , starting with the left-most bit, then the number of times 'Out' will be $1$ is ____________

View answer

Answer: 4:4

Worked explanation not available yet.

Free practice · Your answers on this page are not saved.

Published 10 Oct 2026

Report a correction

GATE EC · 2026Sequential Circuits
A binary ripple counter is designed to count $(0)_{10}$ to $(64)_{10}$ . Which of the following is/are the number of flip-flops required to design the counter?
MSQ · 1 mark
GATE EC · 2026Sequential Circuits
The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of $10$ cycles/second is applied to its clock (C) input. The frequency of the output Q (in cycles/second) is $\_\_\_\_$ . (rounded off to two decimal places)
NAT · 1 mark
GATE EC · 2026Sequential Circuits
A shift-left Shift Register (SR) and a D flip-flop are connected to a synchronized clock as shown in the Figure. Assume that the SR and D flip-flops are initially cleared and the XOR gate has no propagation delay. Which of the following options gives the correct binary representation $\left(b_{7} b_{6} b_{5} b_{4} b_{3} b_{2} b_{1} b_{0}\right)$ of the …
MCQ · 2 marks
GATE EC · 2025Sequential Circuits
A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input $P 0$ is set to logic ' $0$ ' and $P 1$ is set to logic ' $1$ ' at all times. The timing diagram of the inputs $S E L$ and $S$ are also shown below. The sequence of output $Y$ from time $T_{0}$ to $T_{3}$ is _______.
MCQ · 2 marks
GATE EC · 2025Sequential Circuits
In the circuit shown below, the $\mathrm{AND}$ gate has a propagation delay of $1 \: \mathrm{ ns}$ . The edge-triggered flip-flops have a set-up time of $2 \: \mathrm{ ns}$ , a hold-time of $0 \: \mathrm{ns}$ , and a clock-to- $Q$ delay of $2$ ns. The maximum clock frequency (in $\mathrm{MHz}$ , rounded off to the nearest integer) such that there …
NAT · 2 marks
GATE EC · 2024Sequential Circuits
The propagation delay of the $2 \times 1$ MUX shown in the circuit is $10 \mathrm{~ns}$ . Consider the propagation delay of the inverter as $0 \mathrm{~ns}$ . If $\text{S}$ is set to $1$ then the output $\text{Y}$ is $\_\_\_\_\_\_$ .
MCQ · 2 marks

Browse this topic

More Sequential Circuits questions

GATE EC 2017 Set 2 Q43 — Sequential Circuits

Related questions