Skip to content

GATE CS Computer Organization and Architecture questions

Practise Computer Organization and Architecture questions for GATE CS. Explore official PYQs and original subject-wise quizzes, check answers and view available solutions. Free, no sign-in.

Track address sizes, cache organisation and pipeline dependencies carefully. Write down the units and assumptions before computing memory access times or processor performance.

Subject, topic, year and type filter the full library. Match any choice within a filter, and all selected filter categories. Search, source and sort apply to this page.

20 on this page
Official PYQ1998Computer Organization and ArchitectureMachine Instructions and Addressing ModesMCQ · 1 mark
The address space of 80868086 CPU is
Official PYQ1998Computer Organization and ArchitectureI/O Interface: Interrupt and DMA ModeMCQ · 1 mark
Which of the following is true?
Official PYQ1998Computer Organization and ArchitectureMachine Instructions and Addressing ModesMCQ · 1 mark
Which of the following addressing modes permits relocation without any change whatsoever in the code?
Official PYQ1997Computer Organization and ArchitectureALU, Data-path and Control UnitMCQ · 1 mark
A micro instruction is to be designed to specify: none or one of the three micro operations of one kind and none or upto six micro operations of another kind The minimum number of bits in the micro-instruction is:
Official PYQ1997Computer Organization and ArchitectureI/O Interface: Interrupt and DMA ModeMCQ · 1 mark
The correct matching for the following pairs is: (A) DMA I/O(1) High speed RAM(B) Cache(2) Disk(C) Interrupt I/O(3) Printer(D) Condition Code Register(4) ALU\begin{array}{ll} \text{(A) DMA I/O} & \text{(1) High speed RAM} \\ \text{(B) Cache} & \text{(2) Disk} \\ \text{(C) Interrupt I/O} & \text{(3) Printer} \\ \text{(D) Condition Code Register} & \text{(4) ALU} \\ \end{array}
Official PYQ1996Computer Organization and ArchitectureMemory Hierarchy: Cache, Main Memory and Secondary StorageNAT · 1 mark
A computer system has a three-level memory hierarchy, with access time and hit ratios as shown below: …
Official PYQ1996Computer Organization and ArchitectureI/O Interface: Interrupt and DMA ModeNAT · 1 mark
A hard disk is connected to a 5050 MHz processor through a DMA controller. Assume that the initial set-up of a DMA transfer takes 10001000 clock cycles for the processor, and assume that the handling of the interrupt at DMA completion requires 500500 clock cycles for the processor. The hard disk has a transfer rate of 20002000 Kbytes/sec and average block …
Official PYQ1996Computer Organization and ArchitectureALU, Data-path and Control UnitMCQ · 1 mark
A micro program control unit is required to generate a total of 2525 control signals. Assume that during any micro instruction, at most two control signals are active. Minimum number of bits required in the control word to generate the required control signals will be:
Official PYQ1996Computer Organization and ArchitectureI/O Interface: Interrupt and DMA ModeMCQ · 1 mark
For the daisy chain scheme of connecting I/O devices, which of the following statements is true?
Official PYQ1996Computer Organization and ArchitectureMachine Instructions and Addressing ModesMCQ · 1 mark
Relative mode of addressing is most relevant to writing:
Official PYQ1995Computer Organization and ArchitectureMemory Hierarchy: Cache, Main Memory and Secondary StorageMCQ · 1 mark
A computer system has a 4 K4 \ K word cache organized in block-set-associative manner with 44 blocks per set, 6464 words per block. The number of bits in the SET and WORD fields of the main memory address format is:
Official PYQ1995Computer Organization and ArchitectureMemory Hierarchy: Cache, Main Memory and Secondary StorageMCQ · 1 mark
The principle of locality justifies the use of:
Official PYQ1995Computer Organization and ArchitectureI/O Interface: Interrupt and DMA ModeMCQ · 1 mark
In a vectored interrupt:
Official PYQ1995Computer Organization and ArchitectureMachine Instructions and Addressing ModesMCQ · 1 mark
Which of the following statements is true?
Official PYQ1994Computer Organization and ArchitectureMachine Instructions and Addressing ModesNAT · 1 mark
State True or False with one line explanation Expanding opcode instruction formats are commonly employed in RISC. (Reduced Instruction Set Computers) machines.
Official PYQ1992Computer Organization and ArchitectureMemory Hierarchy: Cache, Main Memory and Secondary StorageNAT · 1 mark
The access times of the main memory and the Cache memory, in a computer system, are 500500 n sec and 5050 nsec, respectively. It is estimated that 80%80\% of the main memory request are for read the rest for write. The hit ratio for the read access only is 0.90.9 and a write-through policy (where both main and cache memories are updated simultaneously) …
Official PYQ1992Computer Organization and ArchitectureMachine Instructions and Addressing ModesNAT · 1 mark
In an 1111-bit computer instruction format, the size of address field is 44-bits. The computer uses expanding OP code technique and has 55 two-address instructions and 3232 one-address instructions. The number of zero-address instructions it can support is ________
Official PYQ1991Computer Organization and ArchitectureMemory Hierarchy: Cache, Main Memory and Secondary StorageMSQ · 1 mark
The total size of address space in a virtual memory system is limited by:
Official PYQ1990Computer Organization and ArchitectureMemory Hierarchy: Cache, Main Memory and Secondary StorageNAT · 1 mark
A block-set associative cache memory consists of 128128 blocks divided into four block sets. The main memory consists of 16,38416, 384 blocks and each block contains 256256 eight bit words. How many bits are required for addressing the main memory? How many bits are needed to represent the TAG, SET and WORD fields?
Official PYQ1990Computer Organization and ArchitectureMachine Instructions and Addressing ModesNAT · 1 mark
State whether the following statements are TRUE or FALSE with reason: The flags are affected when conditional CALL or JUMP instructions are executed.