Which of the following is/are part of an Instruction Set Architecture of a processor?
View worked solution
Answer: D
To determine which of the options is part of the Instruction Set Architecture (ISA), we must distinguish between ISA and Microarchitecture (Organization):
- Instruction Set Architecture (ISA): This is the abstract model of a computer that is visible to the programmer (specifically, the assembly language programmer or compiler writer). It defines the supported data types, the instruction set, addressing modes, memory architecture, and the set of programmer-visible registers (architectural registers).
- Microarchitecture / Implementation: This refers to the specific way a given ISA is implemented in a processor. It includes details like cache sizes, cache levels, pipelining, branch prediction mechanisms, and clock frequency. These details are transparent to the software/programmer.
Let's evaluate the given options based on this distinction:
- A. The size of the cache memory: This is a microarchitectural implementation detail. A program written for a specific ISA will run correctly regardless of the cache size.
- B. The clock frequency of the processor: This is a physical implementation characteristic and does not affect the functional behavior defined by the ISA.
- C. The number of cache memory levels: Like cache size, the cache hierarchy is transparent to the ISA and belongs to the microarchitecture.
- D. The total number of registers: The number of architectural registers (e.g., 32 general-purpose registers in RISC-V or MIPS) is a fundamental part of the ISA because instructions must explicitly reference these registers.
Therefore, only the total number of registers is part of the Instruction Set Architecture.
Free practice · Your answers on this page are not saved.