Official PYQ · 2005Q62Combinational CircuitsMCQ1 mark

GATE CS 2005 Q62 — Combinational Circuits

Consider the following circuit involving a positive edge triggered D FF.

Consider the following timing diagram. Let $A_{i}$ represents the logic level on the line $A$ in the $i$ -th clock period.

Let $A'$ represent the complement of $A$ . The correct output sequence on $Y$ over the clock periods $1$ through $5$ is:

View answer

Answer: A

Worked explanation not available yet.

Free practice · Your answers on this page are not saved.

Published 10 Oct 2026

Report a correction

GATE CS · 2026Combinational Circuits
Consider the digital circuit shown below with two input lines $\text{A}$ and $\text{B}$ , two select lines $\text{S0}$ and $\text{S1}$ , and an output line $\text{Y}$ . The blocks $\text{Q}$ and $\text{M}$ represent active high $2:4$ decoder and $4$ -to- $1$ multiplexer, respectively. Out of $16$ possible input combinations, the number of …
NAT · 2 marks
GATE CS · 2025Combinational Circuits
Consider the following logic circuit diagram. Which is/are the CORRECT option(s) for the output function $F$ ?
MSQ · 1 mark
GATE CS · 2024Combinational Circuits
Consider the circuit shown below where the gates may have propagation delays. Assume that all signal transitions occur instantaneously and that wires have no delays. Which of the following statements about the circuit is/are CORRECT?
MSQ · 1 mark
GATE CS · 2024Combinational Circuits
Consider a digital logic circuit consisting of three $2$ -to- $1$ multiplexers $\text{M1, M2}$ , and $\text{M3}$ as shown below. $\mathrm{X} 1$ and $\mathrm{X} 2$ are inputs of $\mathrm{M} 1$ . $\text{X3}$ and $\text{X4}$ are inputs of $\text{M2}$ . $\text{A, B}$ , and $\text{C}$ are select lines of $\text{M1, M2}$ , and $\text{M3}$ , …
NAT · 2 marks
GATE CS · 2023Combinational Circuits
The output of a $2$ -input multiplexer is connected back to one of its inputs as shown in the figure. Match the functional equivalence of this circuit to one of the following options.
MCQ · 1 mark
GATE CS · 2023Combinational Circuits
A Boolean digital circuit is composed using two $4$ -input multiplexers $\text{(M1 and M2)}$ and one $2$ -input multiplexer $\text{(M3)}$ as shown in the figure. $\text{X0-X7}$ are the inputs of the multiplexers $\text{M1 and M2}$ and could be connected to either $0$ or $1.$ The select lines of the multiplexers are connected to Boolean …
MCQ · 2 marks

Browse this topic

More Combinational Circuits questions

GATE CS 2005 Q62 — Combinational Circuits

Related questions