Skip to content

GATE EC Analog Circuits questions

Practise Analog Circuits questions for GATE EC. Explore official PYQs and original subject-wise quizzes, check answers and view available solutions. Free, no sign-in.

Subject, topic, year and type filter the full library. Match any choice within a filter, and all selected filter categories. Search, source and sort apply to this page.

20 on this page
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersNAT · 2 marks
In the circuit shown, I1=80I_1=80 mA and I2=4I_2=4 mA. Transistors T1T_1 and T2T_2 are identical. Assume that the thermal voltage VTV_T is 2626 mV at 27∘C27^{\circ}C. At 50∘C50^{\circ}C, the value of the voltage V12=V1−V2V_{12}=V_1 - V_2 (in mV) is _______.
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersMCQ · 1 mark
The 22-port admittance matrix of the circuit shown is given by
Official PYQ2015Analog CircuitsDiode CircuitsMCQ · 1 mark
If the circuit shown has to function as a clamping circuit, then which one of the following conditions should be satisfied for the sinusoidal signal of period T?T?
Official PYQ2015Analog CircuitsOp-amp CircuitsNAT · 1 mark
In the circuit shown, V0=V0AV_{0} = V_{0A} for switch SWSW in position AA and V0=V0BV_{0} = V_{0B} for SWSW in position BB. Assume that the opamp is ideal. The value of V0BV0A\dfrac{V_{0B}}{V_{0A}} is ___________.
Official PYQ2015Analog CircuitsOp-amp CircuitsNAT · 1 mark
In the bistable circuit shown, the ideal opamp has saturation levels of ± 5 V.\pm\: 5\: V. The value of R1(in kΩ)R_{1} \text{(in}\: k\Omega) that gives a hysteresis width of 500 mV500\: mV is ________.
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersMCQ · 2 marks
An LCLC tank circuit consists of an ideal capacitor CC connected in parallel with a coil of inductance LL having an internal resistance R.R. The resonant frequency of the tank circuit is
Official PYQ2015Analog CircuitsDiode CircuitsNAT · 2 marks
The diode in the circuit given below has VON=0.7 VV_{ON} = 0.7\:V but is ideal otherwise. The current (in mA)(\text{in}\: mA) in the 4 kΩ4\: k\Omega resistor is _______.
Official PYQ2015Analog CircuitsOp-amp CircuitsNAT · 2 marks
Assuming that the opamp in the circuit shown below is ideal, the output voltage ܸVoV_{o} (in volts) is________.
Official PYQ2015Analog CircuitsOp-amp CircuitsNAT · 2 marks
For the voltage regulator circuit shown, the input voltage (Vin)(V_{in}) is 20V±20%20 V \pm 20\% and the regulated output voltage (Vout)(V_{out}) is 10 V.10\: V. Assume the opamp to be ideal. For a load RLR_L drawing 200 mA,200\: mA, the maximum power dissipation in Q1 (in Watts)Q_{1}\:\text{(in Watts)} is ________.
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersNAT · 2 marks
In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with β≫1\beta \gg 1. The open circuit small signal voltage gain is approximately _______.
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersNAT · 1 mark
In the circuit shown, the voltage VXV_{X} (in Volts) is ________.
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersNAT · 1 mark
At very high frequencies, the peak output voltage V0V_{0} (in Volts) is _______.
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersMCQ · 1 mark
Which one of the following processes is preferred to form the gate dielectric (SiO2)(SiO_{2}) of MOSFETs ?
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersMCQ · 1 mark
If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE?
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersNAT · 1 mark
In the circuit shown in the figure, the BJT has a current gain (β)(\beta) of 50.50. For an emitter-base voltage ܸ VEB=600 mV,V_{EB} = 600\: mV, the emitter-collector voltage VECV_{EC} (in Volts) is _______.
Official PYQ2015Analog CircuitsOp-amp CircuitsNAT · 1 mark
In the circuit shown using an ideal opamp, the 33-dB cut-off frequency (in Hz) is _______.
Official PYQ2015Analog CircuitsDiode CircuitsNAT · 1 mark
In the circuit shown, assume that diodes D1D_{1} and D2D_{2} are ideal. In the steady state condition, the average voltage VabV_{ab} (in Volts) across the 0.5 μF0.5\: \mu F capacitor is ______.
Official PYQ2015Analog CircuitsOp-amp CircuitsMCQ · 1 mark
Consider a four-point moving average filter defined by the equation y[n]=∑i=03αi x[n−i].y[n] = \displaystyle{}\sum _{i=0}^{3}\alpha_{i}\:x[n-i]. The condition on the filter coefficients that results in a null at zero frequency is
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersNAT · 2 marks
The current in an enhancement mode NMOS transistor biased in saturation mode was measured to be 1 mA1\: mA at a drain-source voltage of 5 V.5\: V. When the drain-source voltage was increased to 6 V6\: V while keeping gate-source voltage same, the drain current increased to 1.02 mA.1.02\: mA. Assume that drain to source saturation voltage is much smaller than …
Official PYQ2015Analog CircuitsBJT and MOSFET AmplifiersNAT · 2 marks
An npn BJT having reverse saturation current IS=10−15 AI_{S} = 10^{-15}\:A is biased in the forward active region with VBE=700 mV.V_{BE} = 700\: mV. The thermal voltage (VT)(V_{T}) is 25 mV25\: mV and the current gain (β)(β) may vary from 5050 to 150150 due to manufacturing variations. The maximum emitter current (in μA)(\text{in}\: \mu A) is ________.