GATE EC question library
Practise GATE EC Electronics and Communication previous year questions free. Browse by subject, syllabus topic, year and question type, with answers and available solutions.
Subject, topic, year and type filter the full library. Match any choice within a filter, and all selected filter categories. Search, source and sort apply to this page.
20 on this page
A one-sided abrupt junction diode has a depletion capacitance of at a reverse bias of . The plot of versus the applied voltage for this diode is a straight line as shown in the figure below. The slope of the plot is ___________ .
The band diagram of a -type semiconductor with a band-gap of eV is shown. Using this semiconductor, a capacitor having of , of and a metal work function of is fabricated. There is no charge within the oxide. If the voltage across the capacitor is , the …
The base of an has a linear doping profile as shown below. The base of another has a uniform doping of . All other parameters are identical for both the devices. Assuming that the hole density profile is the same as that of doping, the common-emitter current …
A junction solar cell of area , illuminated uniformly with , has the following parameters: Efficiency , open circuit voltage , fill factor , and thickness . The charge of an electron is . The average optical generation rate (in ) is
For the in the amplifier shown below, . Assume that output resistance is very high and the base current is negligible. The capacitors are also assumed to be short circuited at signal frequencies. The input is direct coupled. The low frequency voltage gain of the …
An enhancement of threshold voltage is being used in the sample and hold circuit given below. Assume that the substrate of the device is connected to . If the input voltage lies between the minimum and the maximum values of required for proper sampling and holding …
Using the incremental low frequency small-signal model of the device, the Norton equivalent resistance of the following circuit is
, and are the decimal integers corresponding to the -bit binary number considered in signed magnitude, ’s complement, and ’s complement representations, respectively. The -bit ’s complement representation of is
The state diagram of a sequence detector is shown below. State is the initial state of the sequence detector. If the output is , then
The characteristic equation of a system is In the root locus plot for the given system, as varies from to , the break-away or break-in points(s) lie within
The components in the circuit given below are ideal. If and , the dB cut-off frequency of the circuit in Hz is
For the modulated signal , the message signal and the carrier frequency is . The signal is passed through a demodulator, as shown in the figure below. The output of the demodulator is
For an infinitesimally small dipole in free space, the electric field in the far field is proportional to , where . A vertical infinitesimally small electric dipole is placed at a distance above an infinite ideal conducting plane, …
In the voltage regulator shown below, is the unregulated imput at . Assume and the base current is negligible for both the . If the regulated output is , the value of is ___________
The magnetic field of a uniform plane wave in vacuum is given by The value of is ___________.
For a -port network consisting of an ideal lossless transformer, the parameter (rounded off to two decimal places) for a reference impedance of , is __________.
and as defined below, are the phase modulated and the frequency modlated waveforms, respectively, corresponding to the message signal shown in the figure. …
In a digital communication system, a symbol randomly chosen from the set is transmitted. It is given that and . The received symbol is . is a zero-mean unit-variance Gaussian random variable and is independent of . is the conditional …
A system with transfer function is subjected to an input . The steady state output of the system is . The value of is _______.
For the components in the sequential circuit shown below, is the propagation delay, is the setup-time, and is the hold time. The maximum clock frequency (rounded off to the nearest integer), at which the given circuit can operate reliably, is _________.
