Skip to content
Official PYQ · 2013

GATE EC 2013 Set 1 Q42 — Diode Circuits

Explain with AI

In the circuit shown below, Q1Q_{1} has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If VccV_{cc} is +5V,X+5 V, X and YY are digital signals with 0 V0\: V as logic 00 and VccV_{cc} as logic 1,1, then the Boolean expression for ZZ is

Choose one option
View answer

Answer: B

Worked explanation not available yet.

Free practice · Your answers on this page are not saved.

Published
Report a correction
Keep exploringMore Diode Circuits questions