Skip to content

GATE CS question library

Practise GATE CS Computer Science previous year questions free. Browse by subject, syllabus topic, year and question type, with answers and available solutions.

Subject, topic, year and type filter the full library. Match any choice within a filter, and all selected filter categories. Search, source and sort apply to this page.

20 on this page
Official PYQ2004Engineering MathematicsPartial Orders and LatticesMCQ · 1 mark
The inclusion of which of the following sets into S={{1,2},{1,2,3},{1,3,5},{1,2,4},{1,2,3,4,5}}S = \left\{ \left\{1, 2\right\}, \left\{1, 2, 3\right\}, \left\{1, 3, 5\right\}, \left\{1, 2, 4\right\}, \left\{1, 2, 3, 4, 5\right\} \right\} is necessary and sufficient to make SS a complete lattice under the partial order defined by set containment?
Official PYQ2004Engineering MathematicsMonoids and GroupsMCQ · 1 mark
The following is the incomplete operation table of a 4−4-element group. …
Official PYQ2004Engineering MathematicsLinear Algebra: Matrices, Determinants, System of Linear EquationsMCQ · 1 mark
How many solutions does the following system of linear equations have? −x+5y=−1-x + 5y = -1 x−y=2x - y = 2 x+3y=3x + 3y = 3
Official PYQ2004Computer Organization and ArchitectureInstruction PipeliningMCQ · 1 mark
A 4-stage pipeline has the stage delays as 150150, 120120, 160160 and 140140 nanosecondsnanoseconds, respectively. Registers that are used between the stages have a delay of 55 nanosecondsnanoseconds each. Assuming constant clocking rate, the total time taken to process 10001000 data items on this pipeline will be:
Official PYQ2004Engineering MathematicsPropositional and First Order LogicMCQ · 1 mark
The following propositional statement is (P  ⟹  (Q∨R))  ⟹  ((P∧Q)  ⟹  R)\left(P \implies \left(Q \vee R\right)\right) \implies \left(\left(P \wedge Q \right)\implies R\right)
Official PYQ2004Computer Organization and ArchitectureI/O Interface: Interrupt and DMA ModeMCQ · 1 mark
A hard disk with a transfer rate of 1010 Mbytes/second is constantly transferring data to memory using DMA. The processor runs at 600600 MHz, and takes 300300 and 900900 clock cycles to initiate and complete DMA transfer respectively. If the size of the transfer is 2020 Kbytes, what is the percentage of processor time consumed for the transfer …
Official PYQ2004Computer Organization and ArchitectureALU, Data-path and Control UnitMCQ · 1 mark
The microinstructions stored in the control memory of a processor have a width of 2626 bits. Each microinstruction is divided into three fields: a micro-operation field of 1313 bits, a next address field (X),(X), and a MUX select field (Y).(Y). There are 88 status bits in the input of the MUX. How many bits are there in the XX and YY fields, and …
Official PYQ2004Digital LogicNumber Representations (Fixed and Floating Point)MCQ · 1 mark
Let A=11111010A = 1111 1010 and B=00001010B = 0000 1010 be two 8−bit8-bit 2’s2’s complement numbers. Their product in 2’s2’s complement is
Official PYQ2004Computer Organization and ArchitectureMemory Hierarchy: Cache, Main Memory and Secondary StorageMCQ · 1 mark
Consider a small two-way set-associative cache memory, consisting of four blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The number of cache misses for the following sequence of block addresses is: 8,12,0,12,88, 12, 0, 12, 8.
Official PYQ2004Computer Organization and ArchitectureMachine Instructions and Addressing ModesMCQ · 1 mark
Consider the following program segment for a hypothetical CPU having three user registers R1,R2R_1, R_2 and R3.R_3. …
Official PYQ2004Digital LogicComputer ArithmeticMCQ · 1 mark
A 4-bit carry look ahead adder, which adds two 4-bit numbers, is designed using AND, OR, NOT, NAND, NOR gates only. Assuming that all the inputs are available in both complemented and uncomplemented forms and the delay of each gate is one time unit, what is the overall propagation delay of the adder? Assume that the carry network has been implemented using …
Official PYQ2004Digital LogicCombinational CircuitsMCQ · 1 mark
Consider the partial implementation of a 2−bit2-bit counter using TT flip-flops following the sequence 0−2−3−1−0,0-2-3-1-0, as shown below. To complete the circuit, the input XX should be
Official PYQ2004Digital LogicCombinational CircuitsMCQ · 1 mark
Consider a multiplexer with XX and YY as data inputs and ZZ the as the control input. Z=0Z=0 selects input XX, and Z=1Z=1 selects input YY. What are the connections required to realize the 2-variable Boolean function f=T+Rf=T+R, without using any additional hardware?
Official PYQ2004Digital LogicMinimization (K-Maps etc.)MCQ · 1 mark
Which are the essential prime implicants of the following Boolean function? f(a,b,c)=a′c+ac′+b′cf(a, b, c)= a' c+ ac'+b' c
Official PYQ2004Digital LogicCombinational CircuitsMCQ · 1 mark
A circuit outputs a digit in the form of 44 bits. 00 is represented by 0000,10000, 1 by 0001,…,90001, \ldots, 9 by 10011001. A combinational circuit is to be designed which takes these 44 bits as input and outputs 11 if the digit ≥\geq 55, and 00 otherwise. If only AND,OR\textsf{AND}, \textsf{OR} and NOT\textsf{NOT} gates may be used, what is …
Official PYQ2004Computer NetworksFragmentation and IP Addressing, IPv4, CIDRMCQ · 1 mark
The routing table of a router is shown below: …
Official PYQ2004Computer NetworksFragmentation and IP Addressing, IPv4, CIDRMCQ · 1 mark
Consider three IP networks A,BA, B and CC. Host HAH_A in network AA sends messages each containing 180180 bytes of application data to a host HCH_C in network CC. The TCP\text{TCP} layer prefixes 2020 byte header to the message. This passes through an intermediate network BB.The maximum packet size, including 2020 byte IP header, in …
Official PYQ2004Computer NetworksData Link Layer: Framing, Error Detection, MAC, Ethernet BridgingMCQ · 1 mark
AA and BB are the only two stations on an Ethernet. Each has a steady queue of frames to send. Both AA and BB attempt to transmit a frame, collide, and AA wins the first backoff race. At the end of this successful transmission by AA, both AA and BB attempt to transmit and collide. The probability that AA wins the second backoff …
Official PYQ2004DatabasesTuple Calculus and SQLMCQ · 1 mark
The employee information in a company is stored in the relation Employee (name, sex, salary, deptName) Consider the following SQL query Select deptName From Employee Where sex = ‘M’ Group by deptName Having avg(salary) > (select avg (salary) from Employee) It returns the names of the department in which
Official PYQ2004DatabasesFile Organization and Indexing (B and B+ Trees)MCQ · 1 mark
The order of an internal node in a B+B+ tree index is the maximum number of children it can have. Suppose that a child pointer takes 66 bytes, the search field value takes 1414 bytes, and the block size is 512512 bytes. What is the order of the internal node?