Skip to content
Official PYQ · 2019

GATE EC 2019 Set 1 Q13 — Electronic Devices

Explain with AI

A standard CMOS inverter is designed with equal rise and fall times (βn=βp).(\beta_{n}=\beta_{p}). If the width of the pMOS transistor in the inverter is increased, what would be the effect on the LOW noise margin NMLNM_{L} and the HIGH noise margin NMHNM_{H}?

Choose one option
View answer

Answer: A

Worked explanation not available yet.

Free practice · Your answers on this page are not saved.

Published
Report a correction
Keep exploringMore Electronic Devices questions